1. Objectives

The aim of this manual is to provide guidelines for the examinees about the exam structure, timing, percentage of question coverage and distribution among various topic areas. In essence, the manual represents the bridge between the developed Electrical Engineering Standards and the actual phrased questions, which constitute the tests to be administered. It is designed to familiarize the examinees with the test questions formats and contents.

2. Contents

This study guide contains essential information for the examinees. Specifically, the following topics are presented in this manual:

- Exam structure, exam schedule and organization, exam type, eligibility for exam, and exam rules
- Organization of the exam framework
- Table of Specifications which includes an overview of the table, its structure and contents
- Sample of questions and solutions for the Electrical Engineering discipline

3. Exam Structure

The exam is conducted in two sessions and the duration of each session is 3 hours.

3.1 General Engineering Exam

The first session covers the General Engineering topics. These include the following fourteen topics:

1. Mathematics
2. Probability and Statistics
3. Computer Literacy
4. Statics and Dynamics
5. Chemistry
6. Thermodynamics
7. Fluid Mechanics
8. Materials Science and Engineering
9. Electricity and Magnetism
10. Engineering Drawing
11. Engineering Economics
12. Project Management
13. Ethics
14. General Skills
   a. Use analytical thinking (logical deductions, statements and assumptions, cause and effect, verbal reasoning, analyzing arguments, statements and conclusions, break a complex problem into smaller problems and solve them)
   b. Use effective communication in writing, orally, and graphically
   c. Work cooperatively with other team members to deliver the required outcomes
   d. Set goals and ways for personal development
   e. Strive for ways to resolve conflicts while being sensitive to others opinions
   f. Be able to use time and available resources in an efficient way
   g. Recognize and interpret environmental, social, cultural, political and safety considerations in engineering solutions.
   h. Recognize decision making process
   i. Recognize major engineering concepts outside the discipline.
   j. Interpret uncertainties in measurements and calculations
   k. Analyze and interpret data
   l. Apply evaluation criteria and contemporary knowledge to select the optimum design from alternative solutions
3.2 Engineering Discipline Exam

The second session covers the Engineering Standards and is based on topics associated with one of the following engineering disciplines:

<table>
<thead>
<tr>
<th>Code</th>
<th>Discipline</th>
</tr>
</thead>
<tbody>
<tr>
<td>CE</td>
<td>Civil Engineering</td>
</tr>
<tr>
<td>CHE</td>
<td>Chemical Engineering</td>
</tr>
<tr>
<td>EE</td>
<td>Electrical Engineering</td>
</tr>
<tr>
<td>IE</td>
<td>Industrial Engineering</td>
</tr>
<tr>
<td>ME</td>
<td>Mechanical Engineering</td>
</tr>
<tr>
<td>SE</td>
<td>Structural Engineering</td>
</tr>
</tbody>
</table>

4. Exam Implementation

The exam consists of two sessions:

- The first session consists of General Engineering Exam. The total duration of this session is 3 hours with a total number of 90 questions.

- The second session consists of Engineering Discipline Exam. This session consists of 50 questions with a total time of 3 hours.

5. Exam Type

The exam is initially paper-based and will become computer based in a later stage. The exam, in both sessions, is of a multiple choice type where each question has four choices for the answer. There is no negative marking for wrong answers.

6. Eligibility for the Exam

Bachelor degree holders in an Engineering discipline i.e., Chemical Engineering, Civil Engineering, Electrical Engineering, Industrial Engineering, Mechanical Engineering, and Structural Engineering.
7. Exam Rules

- Books, lecture notes, or any type of materials are not allowed in the exam. Necessary reference sheets, monographs, equations, relevant data from codes will be provided in the exam.
- Calculators approved by Exam authorities are allowed.
- Admission in the examination center will be only through authorized admission card
- Examinees are subjected to all the rules and procedures applied by National Center for Assessment in Higher Education (Qiyas)

8. Organization of the Exam Framework

The core topics constitute the basis of this Engineering Exam. Indicators are used to describe the knowledge to be tested in each topic. Each of these indicators is further subdivided into three major levels following the recent Bloom’s taxonomy of learning levels (Remembering and Understanding; Applying and Analyzing; and Evaluating and Creating).

Example

- **Topic:** T2: Power
- **Indicator:** EE-T2-02 Model and calculate parameters of transmission lines
- **Learning Level:** Applying and Analyzing (AA)

9. Table of Specifications

9.1 Overview

The Table of Specifications is a map which facilitates the transformation of the Engineering Standards for each Topic Area into balanced and coherent question sheets to be used in the proposed Exam. The Table of Specifications is essentially a tableau structure which distributes, vertically, the exam Questions among various Topic Areas in accordance with the applicable Engineering Standards and, horizontally, over various Learning Levels (Remembering and Understanding, Applying and Analyzing, Evaluating and Creating).
### 9.2 Structure and Contents

The table below constitutes the Table of Specifications for the Electrical Engineering Discipline. The Table of Specifications contains the following columns:

#### 9.2.1 Topic Area

These are the widely recognized Topic areas, which are covered in the Electrical Engineering Discipline, namely:

1. Electrical circuits
2. Power systems
3. Electromagnetics
4. Control systems
5. Communications
6. Signal Processing
7. Electronics
8. Digital systems
9. Computer systems

#### 9.2.2 % of Test

This column summarizes the total percentage (of the total test) allocated for each Topic Area.

#### 9.2.3 Suggested Number of Questions

This column indicates the number of questions to be allocated for each Engineering Standard. The total number of questions per test conforms to the general guidelines which govern the total duration of the test. In the present case, 50 questions are included in each Discipline.

#### 9.2.4 Engineering Standards

This column lists the Engineering Standards to be addressed under each Topic Area. Standards are coded **EE-TJ** (where **EE** denotes the Electrical Engineering Discipline, **TJ** denotes the Topic Number **J**), whereas the Indicators are coded **EE-TJ-K** (where **K** denotes the Indicator number).

For example: **EE-T2-5** is for the question in Electrical Engineering (EE) that represents Topic 2 (Power Systems) and Indicator 5.
9.2.5 Assigned Allocations among Learning Levels

The three sub-columns (Remembering and Understanding, Applying and Analyzing, and Evaluating and Creating) under this main column specify the question distribution for the Topic among the three Learning Levels. For example, for the Power (EE-T2), there are two questions assigned to Learning Level RU, four questions for AA and one question for EC.

It is to be noted that the Learning Levels used in the Table of Specifications represent the so-called cognitive levels/processes (levels of thinking) in the revised Bloom’s taxonomy. Every two consecutive Learning Levels in Bloom’s are combined as one level here.

It is also important to note that the distribution of questions among various Topic Areas follows a careful and rigorous question allocation process, which ensures that appropriate relative levels of coverage are maintained for the various Learning Levels. In the Electrical Engineering Discipline, the distribution of questions (for all Topic Areas) among the three Learning Levels is 15 questions (30%) for Remembering and Understanding, 25 questions (50%) for Applying and Analyzing, and 10 questions (20%) for Evaluating and Creating.
## Table of Specifications for Electrical Engineering Exam

<table>
<thead>
<tr>
<th>Topic Code</th>
<th>Topic Area</th>
<th>No. of Questions</th>
<th>(%) of Exam</th>
<th>Engineering Standards</th>
<th>Assigned Allocations of Questions among Learning Levels</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>RU</td>
</tr>
<tr>
<td>T1</td>
<td>Circuits</td>
<td>8</td>
<td>16%</td>
<td>EE-T1</td>
<td>3</td>
</tr>
<tr>
<td>T2</td>
<td>Power</td>
<td>7</td>
<td>14%</td>
<td>EE-T2</td>
<td>2</td>
</tr>
<tr>
<td>T3</td>
<td>Electromagnetics</td>
<td>3</td>
<td>6%</td>
<td>EE-T3</td>
<td>1</td>
</tr>
<tr>
<td>T4</td>
<td>Control Systems</td>
<td>5</td>
<td>10%</td>
<td>EE-T4</td>
<td>1</td>
</tr>
<tr>
<td>T5</td>
<td>Communications</td>
<td>5</td>
<td>10%</td>
<td>EE-T5</td>
<td>2</td>
</tr>
<tr>
<td>T6</td>
<td>Signal Processing</td>
<td>4</td>
<td>8%</td>
<td>EE-T6</td>
<td>1</td>
</tr>
<tr>
<td>T7</td>
<td>Electronics</td>
<td>7</td>
<td>14%</td>
<td>EE-T7</td>
<td>2</td>
</tr>
<tr>
<td>T8</td>
<td>Digital Systems</td>
<td>6</td>
<td>12%</td>
<td>EE-T8</td>
<td>1</td>
</tr>
<tr>
<td>T9</td>
<td>Computer Systems</td>
<td>5</td>
<td>10%</td>
<td>EE-T9</td>
<td>2</td>
</tr>
<tr>
<td></td>
<td><strong>Total</strong></td>
<td><strong>50</strong></td>
<td><strong>100%</strong></td>
<td></td>
<td>15 (30%)</td>
</tr>
</tbody>
</table>
10. **Sample Questions**

A sample of questions is shown in the following tabular format in accordance with the following instructions.

1. For Learning Levels
   - RU for Remembering and Understanding
   - AA for Applying and Analyzing
   - EC for Evaluating and Creating
2. References sheets are denoted in the last column of the Table
# Table of Sample Questions

<table>
<thead>
<tr>
<th>Q. No.</th>
<th>Topic Area</th>
<th>Standard Code</th>
<th>Learning Level</th>
<th>Question Statement (Answer’s Choices)</th>
<th>Answer</th>
<th>Expected Time (min)</th>
<th>supplied Reference</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Circuits</td>
<td>EE-T1-01</td>
<td>RU</td>
<td>The current (I) flowing through the circuit shown with Switch (S) open is 4A. The value of current (I), in Ampere, with S closed is: A) 2 B) 3 C) 6 D) 12</td>
<td>C</td>
<td>2.5 – 3</td>
<td>Reference #1</td>
</tr>
<tr>
<td>2</td>
<td>Power</td>
<td>EE-T2-08</td>
<td>AA</td>
<td>A transformer of primary voltage 220 V and turns ratio of 11:1. The secondary of the transformer is connected to a 30 Ω inductive reactance in series with a load resistance (R). If the current flowing in (R) must not be below 0.4 A. Then the value of (R) is: A) At least 40 Ω B) At most 40 Ω C) Exactly 20 Ω D) Exactly 50 Ω</td>
<td>B</td>
<td>3 – 4</td>
<td>Reference #2</td>
</tr>
</tbody>
</table>
### Electromagnetics

| 3 | Electromagnetics | EE-T3-01 | AA | A magnetomotive force was produced in a coil wrapped around a core of an iron-silicon alloy having the magnetizing curve shown in Figure.1, Reference #3. The coil has 10 turns and carrying current of 4 A. If the produced flux passes through an effective cross-sectional area of 2.2 cm², if the magnetic field strength is 10 A/m, then the reluctance of the core is about: | A | 4.5 – 5 | Reference #3 |
|---|---|---|---|---|---|---|
|   |   |   |   | A) 200,000 Amp-Turn/Wb | B) 5 μWb/ Amp-Turn | C) 200 Amp-Turn/Wb | D) 5000 μWb/ Amp-Turn |

### Control systems

<p>| 4 | Control systems | EE-T4-03 | AA | The steady-state value of the response for an engineering system having a unit step input u(t) and output y(t), and governed by the differential equation is: | C | 3 – 3.5 | Reference #4 |
|---|---|---|---|---|---|---|
|   |   |   |   | [ \frac{d^3 y}{dt^3} - 4 \frac{d^2 y}{dt^2} + \frac{dy}{dt} - 2y = 0.1 \frac{du}{dt} - 0.5u ] |   |   |   |
|   |   |   |   | A) 1 | B) 0.5 | C) 0.25 | D) 0 |</p>
<table>
<thead>
<tr>
<th></th>
<th>Communication</th>
<th>EE-T5-01</th>
<th>RU</th>
<th>A simple form of AM demodulator consists of:</th>
</tr>
</thead>
<tbody>
<tr>
<td>5</td>
<td></td>
<td></td>
<td></td>
<td>A) Diode in series with a series resistance-</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>capacitance</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>B) Diode in series with a parallel resistance-</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>capacitance</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>C) Diode in parallel with a series resistance-</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>capacitance</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>D) Diode in parallel with a parallel resistance-</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>capacitance</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>Signal processing</td>
<td>EE-T6-05</td>
<td>EC</td>
<td>In an application of Discrete Fourier Transform (DFT), in order to avoid aliasing phenomenon for a forcing function $F(t)$ given by $F(t) = \sum_{n=0}^{7} 10 \times \sin(2\pi nt)$, the minimum number of sample data points must be:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A) 8</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>B) 16</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>C) 24</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>D) 48</td>
</tr>
</tbody>
</table>

B 1.5 – 2 None

B 1 – 1.5 None
The absolute value of the gain factor for the operational amplifier circuit shown, given \( R_i = 4.7 \, \text{k}\Omega \) and \( R_f = 10 \, \text{k}\Omega \), is approximately:

A) 1  
B) 3  
C) 5  
D) Greater than 5
| 8 | Digital systems | EE-T8-07 | AA | In a logic gate, power dissipation is calculated as: |
|   |                |         |    | A) Product of average supply current and dc supply voltage |
|   |                |         |    | B) Product of average supply current and ac supply voltage |
|   |                |         |    | C) Product of peak current and dc supply voltage |
|   |                |         |    | D) Product of peak current and ac supply voltage |
|   |                |         |    | A | 1 – 1.5 | None |

| 9 | Computer systems | EE-T9-09 | EC | Assigning a memory address to each Input/Output (I/O) device in the computer system is performed using a technique called: |
|   |                |         |    | A) Dedicated I/O |
|   |                |         |    | B) Ported I/O |
|   |                |         |    | C) Memory-mapped I/O |
|   |                |         |    | D) Wired I/O |
|   |                |         |    | C | 1 – 1.5 | None |
Ohm’s Law

\[
R_t = \frac{1}{\frac{1}{R_1} + \frac{1}{R_2} + \frac{1}{R_3}}
\]

Series connection

Parallel connection

Impedance of Basic Electrical Components

<table>
<thead>
<tr>
<th>Component</th>
<th>Impedance</th>
</tr>
</thead>
<tbody>
<tr>
<td>Resistor</td>
<td>( Z_R = R + 0j )</td>
</tr>
<tr>
<td>Capacitor</td>
<td>( Z_C = 0 + 1/j\omega C )</td>
</tr>
<tr>
<td>Inductor</td>
<td>( Z_L = 0 + j\omega L )</td>
</tr>
</tbody>
</table>

Reference #1

Ideal Transformer

Voltage Transformation:

\[
\frac{V_1}{V_2} = \frac{N_1}{N_2} = \frac{I_2}{I_1}
\]
Reference #3

Figure 1

(Courtesy of phys.thu.edu.tw/~hlhsiao/mse-web)

Reference #4

Final Value Theorem:

\[
\lim_{t \to \infty} f(t) = \lim_{s \to 0} sF(s)
\]

\(\mathcal{L}\) denotes Laplace Transform

\[
\mathcal{L} \left[ \frac{d^n f(t)}{dt^n} \right] = s^n F(s) \quad \text{(with zero initial conditions)}
\]

\[
\mathcal{L}[u(t)] = \frac{1}{s}
\]

Reference #7

\[
\left| \frac{V_o}{V_i} \right| = 1 + \frac{R_f}{R_i}
\]
11. Solution of the Sample Questions

**Question #1:**

**Topic Area:** Circuits

**Indicator:** EE-T1-01. Write equations, express and apply fundamental circuit theorems, including KCL, KVL, to simple electrical circuits

**Question Statement:**

The current (I) flowing through the shown circuit with Switch (S) open is 4A. The value of (I) with S closed is:

A) 2 A  
B) 3 A  
C) 6 A  
D) 12 A

**Answer:**

C

**Supplied Reference:** Reference #1

**Remarks:**

The objective of this question is to ensure that the examinee can write and interpret KVL to devalue the current flowing in a simple electrical circuit.

**Solution:**

With (S) open, the resistance (R) is in series with one of the two 2 Ω resistances. Then, the current I = 12 / (R + 2) = 4A, which gives the value of R = 1 Ω.

When switch (S) is closed, the two 2 Ω resistances are in parallel and the total equivalent circuit resistance = 1Ω + (2Ω / 2) = 2 Ω.

Therefore, the value of I in this case is I = 12 V / (2 Ω) = 6A.
**Question #2:**

**Topic Area:** Power

**Indicator:** EE-T2-08. *Analyze and assess performance of transformers*

**Question Statement:**

A transformer of primary voltage 220 V and turns ratio of 11:1. The secondary of the transformer is connected to a 30 Ω inductive reactance in series with a load resistance (R). If the current flowing in (R) must not be below 0.4 A. Then the value of (R) is:

A) At least 40 Ω  
B) At most 40 Ω  
C) Exactly 20 Ω  
D) Exactly 50 Ω

**Answer:**

B

**Supplied Reference:** Reference #2

**Remarks:**

The objective of this question is to ensure that the examinee can analyze a simple transformer and assess its loading requirement.

**Solution:**

Let V1 and V2 be the primary and secondary transformer voltages, respectively.

\[ \frac{V1}{V2} = 11/1 = 11, \text{ where } V1 = 220 \text{ V (given)} \]

Therefore the secondary voltage \( V2 = \frac{220}{11} = 20 \text{ V} \).

When the current flowing in the load resistance is \( I = 0.4 \text{ A} \), the value of the impedance \( Z \) consisting of the load resistance \( R \) in series with the reactance \( X \) must be:

\[ Z = \sqrt{R^2 + X^2} = \sqrt{R^2 + (30)^2} = \frac{V2}{I} = 20 / 0.4 = 50 \Omega \]

Which gives a value of \( R = 40 \Omega \)

Since the current flowing in the load resistance decreases as the value of the load resistance increases, then for \( I \) to be below 0.4 A, the value of \( R \) must be at most 40 Ω.
**Question #3:**

**Topic Area:** Electromagnetics

**Indicator:** EE-T3-01. *Model various electrostatics/magnetostatics components and derive the associated basic relationships*

**Question Statement:**

A magnetomotive force was produced in a coil wrapped around a core of an iron-silicon alloy having the magnetizing curve shown in Reference Figure 1. The coil has 10 turns and carrying current of 4 A. If the produced flux passes through an effective cross-sectional area of 2.2 cm$^2$. If the magnetic field strength is 10 A/m, then the reluctance of the core is about:

A) 200,000 Amp-Turn/Wb  
B) 5 $\mu$Wb/Amp-Turn  
C) 200 Amp-Turn/Wb  
D) 5000 $\mu$Wb/Amp-Turn

**Answer:**

A

**Supplied Reference:** Reference #3

**Remarks:**

The objective of this question is to ensure that the examinee can model a simple coil and derive the associated basic electromagnetic relationships.

**Solution:**

From the given magnetizing curve (Reference Figure #1), the value of the magnetic flux density $B$ corresponding to magnetic field strength value of 10 A/m is:

$B = 0.91$ tesla (Wb/m$^2$)

The magnetic flux $= B \times$ Cross-sectional area $= 2.2 \times 10^{-4} \times 0.91 \approx 2 \times 10^{-4}$ Wb

Now, the magnetomotive force is the product of the current flowing in the coil and its number of turns $= 4 \times 10 = 40$ Amp-Turn.

The reluctance is defined as the magnetomotive force divided by the flux. Therefore,

Reluctance $\approx \frac{40}{2 \times 10^{-4}} \approx 20 \times 10^4 = 200,000$ Amp-Turn/Wb
Question #4:

Topic Area: Control Systems

Indicator: EE-T4-03. Analyze performance and evaluate steady-state errors of control systems subjected to various input signals

Question Statement:
The steady-state value of the response for an engineering system having output $y(t)$ and governed by the differential equation:

$$\frac{d^3y}{dt^3} - 4 \frac{d^2y}{dt^2} + \frac{dy}{dt} - 2y = 0.1 \frac{du}{dt} - 0.5u$$

With a unit step input $u(t)$ and output $y(t)$:

A) 1
B) 0.5
C) 0.25
D) 0

Answer:
C

Supplied Reference: Reference #4

Remarks:
The objective of this question is to ensure that the examinee can apply controller performance assessment principles to derive the steady-state error in a control system.

Solution:
Taking the Laplace transform of the two sides of differential equation (using the given Reference Table #1), we get:

$$(S^3 - 4 S^2 + S - 2) Y(S) = (0.1 S - 0.5) U(S)$$

That is, the transfer function is

$$G(S) = Y(S) / U(S) = (0.1 S - 0.5) / (S^3 - 4 S^2 + S - 2)$$

For a unit-step function (see Reference Table #1), $U(S) = 1/S$

The steady-state value of the response to a unit-step function is therefore:

$$Y_{ss} = \text{Limit} \{s Y(s)\} \text{ as } s \to 0 = \text{Limit} \{G(s)\} \text{ as } s \to 0 = -0.5 / (-2) = 0.25$$
Question #5:

Topic Area: Communications

Indicator: EE-T5-01.  Model and apply basic modulation/demodulation concepts, including AM, FM, and PCM

Question Statement:
A simple form of AM demodulator consists of:
A) Diode in series with a series resistance-capacitance
B) Diode in series with a parallel resistance-capacitance
C) Diode in parallel with a series resistance-capacitance
D) Diode in parallel with a parallel resistance-capacitance

Answer:
B

Supplied Reference: None

Remarks:
The objective of this question is to ensure that the examinee is aware of the function of filters in the AM demodulation process.

Solution:
A simple form of AM demodulator is the diode detector circuit, which is a non-coherent detector (not synchronized in phase with the transmitter) as shown in the accompanying figure. A low-pass filter (with appropriate time constant) must be connected in series with the diode. The only option which provide such low-pass filtering process is option (B) since the parallel resistance-capacitance constitute a low-pass filter.
Question #6:

Topic Area: **Signal Processing**

**Indicator:** EE-T6-05. Apply Fast Fourier Transform (FFT) and Discrete Fourier Transform (DFT) in processing signals

**Question Statement:**

In an application of Discrete Fourier Transform (DFT), in order to avoid aliasing phenomenon for a forcing function $F(t)$ given by $F(t) = \sum_{n=-7}^{7} 10 \times \sin(2\pi nt)$, the minimum number of sample data points must be:

A) 8  
B) 16  
C) 24  
D) 48  

**Answer:**

B

**Supplied Reference:** None

**Remarks:**

The objective of this question is to ensure that the examinee can recognize in practice the conditions and limitations of applying Discrete Fourier Transform to process signals.

**Solution:**

The number of data points should be at least twice the highest harmonic component present in the (forcing) function, namely 8 for the given function (since 7,6,5,4,3,2,1,0 = n).
Question #7:

Topic Area: Electronics

Indicator: EE-T7-07. Apply design concepts to optimize performance of operational amplifiers

Question Statement:

The absolute value of the gain factor for the operational amplifier circuit shown, given $R_i = 4.7 \text{ k\ohm}$ and $R_f = 10 \text{ k\ohm}$, is approximately:

A) 1  
B) 3  
C) 5  
D) Greater than 5

Answer:

B

Supplied Reference: Reference #7

Remarks:

The objective of this question is to ensure that the examinee can assess the resulting gain of practical operational amplifier circuits as an important performance criterion.
Solution:
As shown in the accompanying figure, the amplifier is non-inverting with the feedback loop closed. The closed-loop gain of the amplifier is given by:
Gain = 1 + (R_f / R_i) = 3.1277
Question #8:

Topic Area: Digital Systems

Indicator: EE-T8-10.  Design and assess performance of logic gates and circuits

Question Statement:

In a logic gate, power dissipation is calculated as:
A) Product of average supply current and dc supply voltage
B) Product of average supply current and ac supply voltage
C) Product of peak current and dc supply voltage
D) Product of peak current and ac supply voltage

Answer:

A

Supplied Reference: None

Remarks:

The objective of this question is to ensure that the examinee can evaluate power dissipation in a logic gate as an important design parameter.

Solution:

As shown in the accompanying figure, the logic gate draws a current $I_{CCH}$ from the supply when the gate is in the “high” output state and draws a current $I_{CCL}$ from the supply when the gate is in the “low” output state. Power dissipation in the logic gate is defined as:

$$P_{Dissipation} = V_{CC} \times (I_{CCH} + I_{CCL}) / 2$$

Which is the product of average supply current and dc supply voltage

(Courtesy of www.uotechnology.edu.iq/dep-eee/lectures/4th)
Question #9:

Topic Area: **Computer Systems**

**Indicator:** EE-T9-09. *Describe and explain usage and importance of microprocessors in practice*

**Question Statement:**

Assigning a memory address to each Input/Output (I/O) device in the computer system is performed using a technique called:

A) Dedicated I/O  
B) Ported I/O  
C) Memory-mapped I/O  
D) Wired I/O

**Answer:**

C

**Supplied Reference:** None

**Remarks:**

The objective of this question is to ensure that the examinee can recognize the design features of a practical computer system.

**Solution:**

Memory-mapped I/O (MMIO) is used to perform input/output between the CPU and peripheral devices in a computer. Memory-mapped uses the same address bus to address both memory and I/O devices – the memory and registers of the I/O devices are mapped to (associated with) address values. So when an address is accessed by the CPU, it may refer to a portion of physical RAM, but it can also refer to memory of the I/O device. Thus, the CPU instructions used to access the memory can also be used for accessing devices. Each I/O device monitors the CPU's address bus and responds to any CPU access of an address assigned to that device, connecting the data bus to the desired device's hardware register. To accommodate the I/O devices, areas of the addresses used by the CPU must be reserved for I/O and must not be available for normal physical memory.